Refine Search

Search Results -

Term	Documents
(16 AND 29).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	19
(L16 AND L29).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	19

Database:
US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L34

Refine Search

Recall Text | Clear | Interrupt

Search History

DATE: Friday, August 24, 2007 **Purge Queries** Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR			
L34	l16 and L29	19	L34
L33	l15 and L29	102	L33
L32	l14 and L29	239	L32
L31	l13 and L29	189	L31
L30	l12 and L29	377	L30
L29	branch$3 near1 taken and l11	423	L29
L28	branch$3 near3 taken and l11	483	L28
L27	branch$3 near5 taken and l11	501	L27
DB=PGPB,USPT; PLUR=YES; OP=OR			
L26	l11 and l16	21	L26
L25	l11 and l15	120	L25

L24	l11 and l14	269	L24
L23	l11 and l13	233	L23
L22	l11 and l12	441	L22
L21	l10 and l16	21	L21
L20	l10 and l15	122	L20
L19	l10 and l14	297	L19
L18	l10 and l13	245	L18
L17	l10 and l12	478	L17
L16	(718/101-108)[CCLS]	5154	L16
L15	(711/118-221)![CCLS]	27811	L15
L14	(712/230-248)[CCLS]	3464	L14
L13	(712/205-219,225-228)[CCLS]	6068	L13
L12	(712/2-300)[CCLS]	13638	L12
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR			
L11	L10 and (buffer$3 or fifo or lifo)	525	L11
L10	L9 and branch$3	572	L10
L9	l7 and L8	591	L9
L8	(renear1 order$3 or rearrang$7 or out near2 (sequence or order))	5639954	L8
L7	L5 and (predict$5 or speculat$5) near15 (taken)	613	L7
L6	L5 and (predict$5 or speculat$5)	2056	L6
L5	(prefetch$6 or fetch$7) near10 (simultaneous$4 or parallel$5 or concurrent$4)	6952	L5
L4	L3 not "non-volatile"	3	L4
L3	L1 and (map$5 or associat$4 or allocat$5 or deallocat$5) near8 (memor$4 or space or region$1 or section$1 or range$1 or area$1 or location$1 or block$1 or segment$1) NEAR55 VOLATILE	63	L3
L2	L1 and (map$5 or associat$4 or allocat$5 or deallocat$5) near8 (memor$4 or space or region$1 or section$1 or range$1 or area$1 or location$1 or block$1 or segment$1)	770	L2
DB=PGPB,USPT; PLUR=YES; OP=OR			
L1	(713/189-191)![CCLS]	1776	L1

END OF SEARCH HISTORY

Results for "(((((parallel, simultaneous*, concurrent*) <and> prefetch*)<in>metadata))<and>(br..." e-mail

Your search matched 32 of 307 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

(((((parallel, simultaneous*, concurrent*) <and> prefetch*)<in>metadata))<and>(bran Search

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

view selected items Select All Deselect All

1. **Simultaneous subordinate microthreading (SSMT)**
Chappell, R.S.; Stark, J.; Kim, S.P.; Reinhardt, S.K.; Patt, Y.N.;
Computer Architecture, 1999. Proceedings of the 26th International Symposium on
2-4 May 1999 Page(s):186 - 195
Digital Object Identifier 10.1109/ISCA.1999.765950
AbstractPlus | Full Text: PDF(116 KB) IEEE CNF
Rights and Permissions

2. **The impact of incorrectly speculated memory operations in a multithreaded architecture**
Sendag, R.; Ying Chen; Lilja, D.J.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 16, Issue 3, Mar 2005 Page(s):271 - 285
Digital Object Identifier 10.1109/TPDS.2005.36
AbstractPlus | Full Text: PDF(1616 KB) IEEE JNL
Rights and Permissions

3. **Using incorrect speculation to prefetch data in a concurrent multithreaded processor**
Ying Chen; Sendag, R.; Lija, D.J.;
Parallel and Distributed Processing Symposium, 2003. Proceedings. International
22-26 April 2003 Page(s):9 pp.
Digital Object Identifier 10.1109/IPDPS.2003.1213177
AbstractPlus | Full Text: PDF(276 KB) IEEE CNF
Rights and Permissions

4. **Microarchitectural support for precomputation microthreads**
Chappell, R.S.; Tseng, F.; Yoaz, A.; Patt, Y.N.;
Microarchitecture, 2002. (MICRO-35). Proceedings. 35th Annual IEEE/ACM International Symposi
18-22 Nov. 2002 Page(s):74 - 84
Digital Object Identifier 10.1109/MICRO.2002.1176240
AbstractPlus | Full Text: PDF(289 KB) IEEE CNF
Rights and Permissions

5. **Transient fault detection via simultaneous multithreading**
Reinhardt, S.K.; Mukherjee, S.S.;
Computer Architecture, 2000. Proceedings of the 27th International Symposium on
2000 Page(s):25 - 36
AbstractPlus | Full Text: PDF(1412 KB) IEEE CNF

Rights and Permissions

6. **A case for fault tolerance and performance enhancement using chip multi-processors**
Huiyang Zhou;
Computer Architecture Letters, IEEE
Volume 5, Issue 1, Jan.-June 2006 Page(s):22 - 25
Digital Object Identifier 10.1109/L-CA.2006.1
AbstractPlus | Full Text: PDF(184 KB) IEEE JNL
Rights and Permissions

7. **The Speculative Prefetcher and Evaluator Processor for Pipelined Memory Hierarchies**
Bilardi, G.; Ekanadham, K.; Pattnaik, P.;
Innovative Architecture for Future Generation High Performance Processors and Systems, 2006. I\
Workshop on
Jan. 2006 Page(s):29 - 43
Digital Object Identifier 10.1109/IWIAS.2006.38
AbstractPlus | Full Text: PDF(260 KB) IEEE CNF
Rights and Permissions

8. **Slipstream execution mode for CMP-based multiprocessors**
Ibrahim, K.Z.; Byrd, G.T.; Rotenberg, E.;
High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. The Ninth Internatio
8-12 Feb. 2003 Page(s):179 - 190
Digital Object Identifier 10.1109/HPCA.2003.1183536
AbstractPlus | Full Text: PDF(460 KB) IEEE CNF
Rights and Permissions

9. **TCP: tag correlating prefetchers**
Hu, Z.; Martonosi, M.; Kaxiras, S.;
High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings. The Ninth Internatio
8-12 Feb. 2003 Page(s):317 - 326
Digital Object Identifier 10.1109/HPCA.2003.1183549
AbstractPlus | Full Text: PDF(348 KB) IEEE CNF
Rights and Permissions

10. **Reducing branch delay to zero in pipelined processors**
Gonzalez, A.M.; Llaberia, J.M.;
Computers, IEEE Transactions on
Volume 42, Issue 3, March 1993 Page(s):363 - 371
Digital Object Identifier 10.1109/12.210179
AbstractPlus | Full Text: PDF(760 KB) IEEE JNL
Rights and Permissions

11. **Modeled and measured instruction fetching performance for superscalar microprocessors**
Wallace, S.; Bagherzadeh, N.;
Parallel and Distributed Systems, IEEE Transactions on
Volume 9, Issue 6, June 1998 Page(s):570 - 578
Digital Object Identifier 10.1109/71.689444
AbstractPlus | References | Full Text: PDF(592 KB) IEEE JNL
Rights and Permissions

12. **Transparent threads: resource sharing in SMT processors for high single-thread performan**
Dorai, G.K.; Yeung, D.;
Parallel Architectures and Compilation Techniques, 2002. Proceedings. 2002 International Confere
22-25 Sept. 2002 Page(s):30 - 41
Digital Object Identifier 10.1109/PACT.2002.1105971
AbstractPlus | Full Text: PDF(366 KB) IEEE CNF
Rights and Permissions

13. **Multiple instruction issue in the NonStop Cyclone processor**
Horst, R.W.; Harris, R.L.; Jardine, R.L.;
Computer Architecture, 1990. Proceedings, 17th Annual International Symposium on
28-31 May 1990 Page(s):216 - 226
Digital Object Identifier 10.1109/ISCA.1990.134528
AbstractPlus | Full Text: PDF(768 KB) IEEE CNF
Rights and Permissions

14. **Quantifying and reducing the effects of wrong-path memory references in cache-coherent m systems**
Sendag, R.; Yilmazer, A.; Yi, J.J.; Uht, A.K.;
Parallel and Distributed Processing Symposium, 2006. IPDPS 2006. 20th International
25-29 April 2006 Page(s):10 pp.
Digital Object Identifier 10.1109/IPDPS.2006.1639260
AbstractPlus | Full Text: PDF(216 KB) IEEE CNF
Rights and Permissions

15. **Effective Instruction Prefetching via Fetch Prestaging**
Falcon, A.; Ramirez, A.; Valero, M.;
Parallel and Distributed Processing Symposium, 2005. Proceedings. 19th IEEE International
04-08 April 2005 Page(s):20b - 20b
Digital Object Identifier 10.1109/IPDPS.2005.188
AbstractPlus | Full Text: PDF(216 KB) IEEE CNF
Rights and Permissions

16. **Node prefetch prediction in dataflow graphs**
Petersen, N.G.; Wojcik, M.R.;
Signal Processing Systems, 2004. SIPS 2004. IEEE Workshop on
2004 Page(s):310 - 315
Digital Object Identifier 10.1109/SIPS.2004.1363068
AbstractPlus | Full Text: PDF(304 KB) IEEE CNF
Rights and Permissions

17. **Cache filtering techniques to reduce the negative impact of useless speculative memory ref processor performance**
Mutlu, O.; Kim, H.; Armstrong, D.N.; Patt, Y.N.;
Computer Architecture and High Performance Computing, 2004. SBAC-PAD 2004. 16th Symposiu
27-29 Oct. 2004 Page(s):2 - 9
Digital Object Identifier 10.1109/SBAC-PAD.2004.11
AbstractPlus | Full Text: PDF(168 KB) IEEE CNF
Rights and Permissions

18. **A distributed colouring algorithm for control hazards in asynchronous pipelines**
Theodoropoulos, T.; Qianyi Zhang;
Parallel Architectures, Algorithms and Networks, 2004. Proceedings. 7th International Symposium
10-12 May 2004 Page(s):266 - 271
Digital Object Identifier 10.1109/ISPAN.2004.1300491
AbstractPlus | Full Text: PDF(1381 KB) IEEE CNF
Rights and Permissions

19. **Popularity-based PPM: an effective Web prefetching technique for high accuracy and low st**
Xin Chen; Xiaodong Zhang;
Parallel Processing, 2002. Proceedings. International Conference on
18-21 Aug. 2002 Page(s):296 - 304
Digital Object Identifier 10.1109/ICPP.2002.1040885
AbstractPlus | Full Text: PDF(298 KB) IEEE CNF
Rights and Permissions

20. **Optimizing software data prefetches with rotating registers**
Doshi, G.; Krishnaiyer, R.; Muthukumar, K.;
Parallel Architectures and Compilation Techniques, 2001. Proceedings. 2001 International Confere
8-12 Sept. 2001 Page(s):257 - 267
Digital Object Identifier 10.1109/PACT.2001.953306
AbstractPlus | Full Text: PDF(800 KB) IEEE CNF
Rights and Permissions

21. **Instruction cache prefetching with extended BTB**
Shuh-An Chi; R-Ming Shiu; Jih-Chang Chiu; Si-En Chang; Chung-Ping Chung;
Parallel and Distributed Systems, 1997. Proceedings., 1997 International Conference on
10-13 Dec. 1997 Page(s):360 - 365
Digital Object Identifier 10.1109/ICPADS.1997.652574
AbstractPlus | Full Text: PDF(564 KB) IEEE CNF
Rights and Permissions

22. **An analysis of the performance impact of wrong-path memory references on out-of-order an execution processors**
Mutlu, O.; Kim, H.; Armstrong, D.N.; Patt, Y.N.;
Computers, IEEE Transactions on
Volume 54, Issue 12, Dec. 2005 Page(s):1556 - 1571
Digital Object Identifier 10.1109/TC.2005.190
AbstractPlus | Full Text: PDF(2120 KB) IEEE JNL
Rights and Permissions

23. **An approach to execute conditional branches onto SIMD multi-context reconfigurable archit**
Rivera, F.; Sanchez-Elez, M.; Fernandez, M.; Bagherzadeh, N.;
Digital System Design, 2005. Proceedings. 8th Euromicro Conference on
30 Aug.-3 Sept. 2005 Page(s):396 - 402
Digital Object Identifier 10.1109/DSD.2005.14
AbstractPlus | Full Text: PDF(488 KB) IEEE CNF
Rights and Permissions

24. **Microarchitecture optimizations for exploiting memory-level parallelism**
Yuan Chou; Fahs, B.; Abraham, S.;
Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on
19-23 June 2004 Page(s):76 - 87
Digital Object Identifier 10.1109/ISCA.2004.1310765
AbstractPlus | Full Text: PDF(389 KB) IEEE CNF
Rights and Permissions

25. **A minimal dual-core speculative multi-threading architecture**
Srinivasan, S.T.; Akkary, H.; Holman, T.; Lai, K.;
Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE Inten on
11-13 Oct. 2004 Page(s):360 - 367
Digital Object Identifier 10.1109/ICCD.2004.1347947
AbstractPlus | Full Text: PDF(319 KB) IEEE CNF
Rights and Permissions